aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMel Gorman <mel@csn.ul.ie>2009-08-17 11:34:26 +0100
committerEric B Munson <ebmunson@us.ibm.com>2009-08-17 12:26:43 +0100
commit742826a1b6e62828b30f6e9a7d96a1659ec0e0e0 (patch)
treeb6e0806bc692a775025ff358e712678d68d6964a
parentf476079ee84a8fbc660289139c622dc9f1ed4f65 (diff)
downloadlibhugetlbfs-742826a1b6e62828b30f6e9a7d96a1659ec0e0e0.tar.gz
oprofile_map_event: Decrease the sample period for the PPC64 events
The PPC970MP supports a minimum sample period of 10000 but the tool is automatically mappings for a period of 50000. The value was chosen to reduce the overhead of oprofile but the --sample-cycle-factor switch is there to achieve the same thing. Make the default sample period as low as is supported. Signed-off-by: Mel Gorman <mel@csn.ul.ie> Signed-off-by: Eric B Munson <ebmunson@us.ibm.com>
-rwxr-xr-xoprofile_map_events.pl4
1 files changed, 2 insertions, 2 deletions
diff --git a/oprofile_map_events.pl b/oprofile_map_events.pl
index 5c9e9b6..a172325 100755
--- a/oprofile_map_events.pl
+++ b/oprofile_map_events.pl
@@ -40,11 +40,11 @@ $map_event_name{"x86-64##family10##dtlb_miss"} = "L1_DTLB_AND_L2_DTLB_MISS:500";
$map_event_name{"x86-64##family10##l1cache_miss"} = "DATA_CACHE_MISSES:500";
$map_event_name{"x86-64##family10##l2cache_miss"} = "L2_CACHE_MISS:500";
$map_event_name{"x86-64##core_2##dtlb_miss"} = "DTLB_MISSES:500:0x01";
-$map_event_name{"ppc64##timer"} = "CYCLES:50000";
+$map_event_name{"ppc64##timer"} = "CYCLES:10000";
$map_event_name{"ppc64##dtlb_miss"} = "PM_DTLB_MISS_GRP44:100000";
$map_event_name{"ppc64##timer30"} = "PM_CYC_GRP30:10000";
$map_event_name{"ppc64##tablewalk_cycles"} = "PM_DATA_TABLEWALK_CYC_GRP30:1000";
-$map_event_name{"ppc64##970MP##timer"} = "PM_CYC_GRP22:50000";
+$map_event_name{"ppc64##970MP##timer"} = "PM_CYC_GRP22:10000";
$map_event_name{"ppc64##970MP##dtlb_miss"} = "PM_DTLB_MISS_GRP22:1000";
$map_event_name{"ppc64##970MP##l1cache_ld_miss"} = "PM_LD_MISS_L1_GRP22:1000";
$map_event_name{"ppc64##970MP##l1cache_st_miss"} = "PM_ST_MISS_L1_GRP22:1000";