aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorManivannan Sadhasivam <manivannan.sadhasivam@linaro.org>2019-05-06 17:25:51 +0530
committerManivannan Sadhasivam <manivannan.sadhasivam@linaro.org>2019-05-07 16:57:11 +0530
commit9c8f412dc7a74ca8f10d4f6ff10a275208334e56 (patch)
treefe118b5ba5d996ca7fb71174c12443b26f5d4e55
parentbd16320a5bd7dee06e7ad73d833a584c4d2cb06d (diff)
download96b-common-9c8f412dc7a74ca8f10d4f6ff10a275208334e56.tar.gz
arm64: dts: rockchip: Enable SPI0 and SPI4 on Rock960
Enable SPI0 and SPI4 exposed on the Low and High speed expansion connectors of Rock960. Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
-rw-r--r--arch/arm64/boot/dts/rockchip/rk3399-rock960.dts12
1 files changed, 12 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/rockchip/rk3399-rock960.dts b/arch/arm64/boot/dts/rockchip/rk3399-rock960.dts
index 12285c51cceb..7498344d4a73 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399-rock960.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3399-rock960.dts
@@ -114,6 +114,18 @@
};
};
+&spi0 {
+ /* On Low speed expansion */
+ label = "LS-SPI0";
+ status = "okay";
+};
+
+&spi4 {
+ /* On High speed expansion */
+ label = "HS-SPI1";
+ status = "okay";
+};
+
&usbdrd_dwc3_0 {
dr_mode = "otg";
};