aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorManivannan Sadhasivam <manivannan.sadhasivam@linaro.org>2018-11-02 12:08:33 +0530
committerManivannan Sadhasivam <manivannan.sadhasivam@linaro.org>2018-11-02 16:18:26 +0530
commitcc03149567b8bdbc399320c3cc0f6cd4fc5f12af (patch)
tree2de54156fb2556ad21fc4a90eeb2a30bbce59c7e
parent9ca65a8c13ca6c8f5eeb5be73b1fd16c6d1361e0 (diff)
download96b-common-cc03149567b8bdbc399320c3cc0f6cd4fc5f12af.tar.gz
arm64: dts: hisilicon: hi3660: Add HiSi ISP
Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
-rw-r--r--arch/arm64/boot/dts/hisilicon/hi3660.dtsi45
1 files changed, 45 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
index f432b0a88c65..588c5035359c 100644
--- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
+++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
@@ -342,6 +342,51 @@
hisi,rst-syscon = <&crg_ctrl>;
};
+ hisi_isp: isp@e8400000 {
+ compatible = "hisilicon,hisi-isp";
+ reg = <0x0 0xe8402000 0x0 0x1000>,
+ <0x0 0xe8403000 0x0 0x1000>,
+ <0x0 0xe8406000 0x0 0x1000>,
+ <0x0 0xe8420000 0x0 0x1000>,
+ <0x0 0xe8421000 0x0 0x1000>,
+ <0x0 0xe8422000 0x0 0x1000>,
+ <0x0 0xe842c000 0x0 0x1000>,
+ <0x0 0xe842e000 0x0 0x1000>,
+ <0x0 0xe8583000 0x0 0x1000>;
+ reg-names = "csi0", "csi1", "smmu_ctrl", "ispss_ctrl",
+ "sr", "cvdr_rt", "irq_merger2", "cvdr_srt",
+ "sub_ctrl";
+ interrupts = <0 262 4>, <0 266 4>;
+ interrupt-names = "isp_vic1", "isp_frproc0";
+ pinctrl-names = "default";
+ pinctrl-0 = <&isp0_pmx_func &isp1_pmx_func
+ &isp0_cfg_func &isp1_cfg_func
+ &cam0_rst_pmx_func &cam1_rst_pmx_func
+ &cam0_rst_cfg_func &cam1_rst_cfg_func
+ &csi0_pwd_n_pmx_func
+ &csi1_pwd_n_pmx_func
+ &csi0_pwd_n_cfg_func
+ &csi1_pwd_n_cfg_func>;
+ clocks = <&crg_ctrl HI3660_CLK_GATE_ISP_SNCLK0>,
+ <&crg_ctrl HI3660_CLK_GATE_ISP_SNCLK1>;
+ clock-names = "isp_snclk0", "isp_snclk1";
+ clock-rates = <24000000>;
+ pool-size = <0x1000000>;
+ status = "ok";
+
+ ports {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ port@0 {
+ reg = <0>;
+ csiphy0_ep: endpoint {
+ clock-lanes = <1>;
+ data-lanes = <0 2>;
+ remote-endpoint = <&ov5645_ep>;
+ };
+ };
+ };
+ };
pctrl: pctrl@e8a09000 {
compatible = "hisilicon,hi3660-pctrl", "syscon";