path: root/Documentation
diff options
authorMark Rutland <mark.rutland@arm.com>2011-08-17 18:03:17 +0100
committerAmit Daniel Kachhap <amit.kachhap@linaro.org>2011-11-11 13:32:27 +0530
commit852f9d1db7401d6b44c646171d2238ca126487cf (patch)
tree9a7f16ffff02d31f13e07f8b0d87fbd5b1baebce /Documentation
parent730003001e05275d858934d35e66b045eb25c835 (diff)
ARM: 7023/1: L2x0: Add interrupts property to OF binding
Following the discussion here: http://lists.ozlabs.org/pipermail/devicetree-discuss/2011-August/007301.html The L2x0 L2 Cache Controllers support a combined interrupt line which can be used for several events (e.g. read/write/parity errors on tag/data RAM, event counter increment/overflow). Unfortunately the OF binding added in c519ecf2 ("ARM: 7009/1: l2x0: Add OF based initialization") does not represent the interrupt. This patch adds an "interrupts" property to the L2x0 OF binding, representing the combined interrupt line. Signed-off-by: Mark Rutland <mark.rutland@arm.com> Acked-by: Rob Herring <rob.herring@calxeda.com> Acked-by: Will Deacon <will.deacon@arm.com> Cc: Grant Likely <grant.likely@secretlab.ca> Cc: Arnd Bergmann <arnd@arndb.de> Cc: Olof Johansson <olof@lixom.net> Cc: Barry Song <21cnbao@gmail.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'Documentation')
1 files changed, 2 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/arm/l2cc.txt b/Documentation/devicetree/bindings/arm/l2cc.txt
index f50e021a099..7ca52161e7a 100644
--- a/Documentation/devicetree/bindings/arm/l2cc.txt
+++ b/Documentation/devicetree/bindings/arm/l2cc.txt
@@ -28,6 +28,7 @@ Optional properties:
- arm,filter-ranges : <start length> Starting address and length of window to
filter. Addresses in the filter window are directed to the M1 port. Other
addresses will go to the M0 port.
+- interrupts : 1 combined interrupt.
@@ -39,4 +40,5 @@ L2: cache-controller {
arm,filter-latency = <0x80000000 0x8000000>;
cache-level = <2>;
+ interrupts = <45>;