path: root/bl31
diff options
authorAchin Gupta <achin.gupta@arm.com>2013-11-25 14:00:56 +0000
committerDan Handley <dan.handley@arm.com>2013-12-05 12:28:50 +0000
commit4a826ddad8ea0fc5ce09709f534efb72cc33611c (patch)
tree2756ac5b549591af762e917841e81b5513c2ce7d /bl31
parentab2d31edbd9dea69bd1ca495e3fce0511c9d42ff (diff)
rework general purpose registers save and restore
The runtime exception handling assembler code used magic numbers for saving and restoring the general purpose register context on stack memory. The memory is interpreted as a 'gp_regs' structure and the magic numbers are offsets to members of this structure. This patch replaces the magic number offsets with constants. It also adds compile time assertions to prevent an incorrect assembler view of this structure. Change-Id: Ibf125bfdd62ba3a33e58c5f1d71f8c229720781c
Diffstat (limited to 'bl31')
1 files changed, 0 insertions, 44 deletions
diff --git a/bl31/aarch64/runtime_exceptions.S b/bl31/aarch64/runtime_exceptions.S
index 6d086e0..52163b8 100644
--- a/bl31/aarch64/runtime_exceptions.S
+++ b/bl31/aarch64/runtime_exceptions.S
@@ -202,47 +202,3 @@ serror_aarch32:
.align 7
-save_regs:; .type save_regs, %function
- sub sp, sp, #0x100
- stp x0, x1, [sp, #0x0]
- stp x2, x3, [sp, #0x10]
- stp x4, x5, [sp, #0x20]
- stp x6, x7, [sp, #0x30]
- stp x8, x9, [sp, #0x40]
- stp x10, x11, [sp, #0x50]
- stp x12, x13, [sp, #0x60]
- stp x14, x15, [sp, #0x70]
- stp x16, x17, [sp, #0x80]
- stp x18, x19, [sp, #0x90]
- stp x20, x21, [sp, #0xa0]
- stp x22, x23, [sp, #0xb0]
- stp x24, x25, [sp, #0xc0]
- stp x26, x27, [sp, #0xd0]
- mrs x0, sp_el0
- stp x28, x0, [sp, #0xe0]
- mrs x0, spsr_el3
- str x0, [sp, #0xf0]
- ret
-restore_regs:; .type restore_regs, %function
- ldr x9, [sp, #0xf0]
- msr spsr_el3, x9
- ldp x28, x9, [sp, #0xe0]
- msr sp_el0, x9
- ldp x26, x27, [sp, #0xd0]
- ldp x24, x25, [sp, #0xc0]
- ldp x22, x23, [sp, #0xb0]
- ldp x20, x21, [sp, #0xa0]
- ldp x18, x19, [sp, #0x90]
- ldp x16, x17, [sp, #0x80]
- ldp x14, x15, [sp, #0x70]
- ldp x12, x13, [sp, #0x60]
- ldp x10, x11, [sp, #0x50]
- ldp x8, x9, [sp, #0x40]
- ldp x6, x7, [sp, #0x30]
- ldp x4, x5, [sp, #0x20]
- ldp x2, x3, [sp, #0x10]
- ldp x0, x1, [sp, #0x0]
- add sp, sp, #0x100
- ret